

# The Development of the readout electronics based on APV25 circuit applied for the prototype of STCF MPGD inner tracker

Hongyun Zhao On behalf of STCF-ITKW Group

Jeju, 07/08/2025

1

# Outline



Introduction	
Detector design	
APV25-based Readout electronics	
Front-end ASIC Prototype	
Summary	2

### Super Tau-Charm Facility



**STCF** is an e + e- collider operating at  $\sqrt{s}=2$ ~7 GeV with a peak luminosity of  $0.5 \times 10^{35}$  cm<sup>-2</sup>s<sup>-1</sup>.



$\begin{array}{l} \text{ITK} \\ \bullet & < 0.3\% X_0 \text{ /layer} \\ \bullet & \sigma_{xy} < 100 \mu\text{m} \\ \bullet & \text{Handle high event rate} \end{array}$	Cylindrical MPGD CMOS MAPS
MDC • $\sigma_{xy} < 130 \mu m$ • $\sigma_p/p \sim 0.5\% @ 1 GeV$ • $dE/dX \sim 6\%$ • $<5\% X_0$	Cylindrical Drift chamber
PID • π/K (and K/p) eff>97% Separation up to 2GeV/c	RICH with MPGD DIRC-like TOF
EMC         • E range: $0.025$ - $3.5$ GeV         • $\sigma_E(\%)$ @ $1$ GeV         • Barrel: 2.5         • Endcap: 4         • Pos. Res. : 5mm	pCsl + APD
MUD • $0.4 - 2 \text{ GeV}$ • $\mu/\pi \text{ suppression > 30}$ • M detection eff>95%@p>0	<b>RPC + scintillator</b>

### The profile of the spectrometer system



Physics Process	Optimized Sub-detector	Requirements
$ au \to K_s \pi \nu_{\tau},$		acceptance: 93% of $4\pi$ ; trk. effi.:
$J/\psi  ightarrow \Lambda \bar{\Lambda},$	Tracker	> 99% at $p_T$ > 0.3 GeV/c; > 90% at $p_T$ = 0.1 GeV/c
$D_{(s)}$ tag		$\sigma_p/p = 0.5\%$ , $\sigma_{\gamma\phi} = 130 \mu\text{m}$ at 1 GeV/c
$e^+e^- \to KK + X,$	PID	$K/\pi$ seperation ( $p < 2 \text{ GeV/c}$ ):
$D_{(s)}$ decays		$3\sigma$ , efficiency > 99%
$\tau \rightarrow \mu \mu \mu$ ,	MUC DID	$\pi/\mu$ suppression power over 30 at $p < 2$ GeV,
$D_s \rightarrow \mu \nu$	MUC, PID	$\mu$ efficiency over 95% at $p = 1$ GeV
$\tau \rightarrow \gamma \mu$ ,	EMC	$\sigma_E/E \approx 2.5\%$ at 1 GeV
$\psi(3686) \rightarrow \gamma \eta(2S)$		$\sigma_{\rm pos} = 4 \ {\rm mm} \ {\rm at} \ 1 \ {\rm GeV}$
$e^+e^- \rightarrow n\bar{n},$	ENC MUC	$\sigma = -\frac{300}{100}$ ps
$D_0 \rightarrow K_L \pi^+ \pi^-$	EMC, MUC	$U_T = \frac{1}{\sqrt{p^3(\text{GeV}^3)}}$ ps

IMP

#### Inner Tracker

- ► MPGD: cylindrical MPGD
- Silicon: CMOS MAPS

# Outline



Introduction Detector design	
APV25-based Readout electronics	
Front-end ASIC Prototype	
Summary	5



### Inner Tracker (ITK)

**Track detection** under extremely high luminosity requires the **ITK** performance includes:

- > Good Spatial resolution @1T magnetic field (<100μm)
- Ultra-Low Material Budget (<0.3%X0)</p>
- > Handle high counting rate





# Micro Resistive Groove (µRGroove) Prototype



# The cathode of μRGroove itself can be used as 1D-readout strip.

- Decoupled X&Y readout strips, no induced charge sharing effect, increased signal amplitude.
- Easy to produce with low cost;

#### □ Cylindrical µRGroove:

- Simple structure: Only contains drift and μRGroove layer
- ✓ Each electrode contains support structure
- Lower material budget: Only 1D additional readout strips is needed
- Easy to clean for long-term maintenance. 7

### **Mechanical design**





- Aluminum (metal) sleeves benefits grounding and noise shielding.
- Mechanical sealing ensures the detector is detachable •
- The spacers provide an uniform 5mm drift gap

- consists of three parts: FEE side, active area, HV side
- The electrode substrate is flexible and the soft branch can bent up to connect to adapter



HV(volt)

# Gain and energy spectrum measurement

#### Setup:

- Gas: Ar:iC<sub>4</sub>H<sub>10</sub>/95:5
- Source: <sup>55</sup>Fe
- Readout from X strips (cathode)
- V strips are grounded
- Ortec142AH/671 + MCA
- Gain measured by signal amplitude spectrum





- ✓ Energy resolution: ~26%;
- ✓ Effective gain: 4000~10000;
- Similar signal amplitude on X&V readout strips;
- ✓ Good stability if the humidity can keep low enough;
- × Bad gain uniformity, caused by the gas(flow);

# **Requirements for Electronics**



- Main Requirements for Electronics
- Total ch number : 8064, but prototype only needs 1024.

Read out the electronic index	Requirement
Charge measurement range	20 fC
Time precision	≤10ns @ ≥4.5fC
Integration level / FEE	128Ch
Total number of channels	1024
Event Rate/Ch	> 40 kHz

# Outline



Introduction	
Detector design	
APV25-based Readout electronics	
Front-end ASIC Prototype	
Summary	
	11

# APV25



#### ➤ The advantages of APV25:

- The highest Counting rate:280Khz/ch;
- Ultra-low power consumption: 2.7mW/ch
- Small chip size;
- Simple structure and high integration:128ch
- Provide the existing ASIC board (INFN), It can significantly accelerate our research and development progress.



# APV25



#### Table1. Technical specifications

specifications	value	specifications	value
Process	0.25um CMOS	Analogue pipeline	192 cell
Channel	128	Dynamic range	20fC
Peaking time	50ns	Noise	270e <sup>-</sup> +38e <sup>-</sup> /pF
Shaper	RC-CR	Power consumption	2.7mW/ch
Preamp polarity	positive, negative	Read-out frequency	20MHz or 40MHz
Sampling rate	40MHz	Output	differential current



#### Fig1. Block diagram of one channel of the APV25

APV25-S1 Mode	Trigger Mode	Read-out Mode
Deconvolution	3-sample	Deconvolution
Peak	1-sample	Peak
Multi	3-sample	Peak

Table2.APV25 read-out mode



### 1024-channel Readout prototype system

#### System composition:

- 4 ASIC boards units(2ASIC brd/unit),connected to the FEE board via the HDMI interface;
- 1 FEE board carries ADC and FPGA chips, The FEE board can be connected to the data aggregation board via SFP
- The data aggregation board is connected to the server via the PCIE interface



1024ch prototype based on APV25

### Hardware design of FEE

#### ◆ FEE Hardware design

- High-performance FPGA and its peripheral circuits(Kintex-7 XC7K325)
- ADC digital circuit(ADS52J90)
- Differential amplifier circuit(AD8138)
- Clock trigger circuit(SI9102, SN65LVDS104)
- Data transmission interface circuit(HDMI, SFP+, USB3.0)



FEB 硬件设计框图



#### **Firmware design for FEE**

#### **♦FEE Firmware design**

The overall framework design of the firmware is shown in the figure below and can be divided into:

- Control Unit(Instruction Parser, ADC Driver, APV25 Driver, and Trigger Management Module)
- Data Processing Unit(Synchronization and Deserialization, Frame Scheduling and Data Processing Subunits)
- Data Reception and Transmission Unit(GTX Reception and Transmission Controller Module and USB Reception and Transmission Controller Module)
- Clock and Reset Unit(Clock Fanout and Reset Fanout Modules)



### APV25-based readout electronics prototyping



- > ASIC Card : 128 channels
- **FEB Card** : **128x4x2** = **1024** channels
- Slave DAQ: 1024x8 = 8192channels(max support)



#### **Test-8**ASIC Card + 1 FEE Card + 1 Slave DAQ



*18* 



### **Test-** 4 ASIC Card + 1 FEE Card + 1 Slave DAQ

- From 0 to 12fC, the linear fitting is better than 0.26%. However, in the 12-20fC range, signal amplification has already shown significant distortion, and the performance has deteriorated compared to before. This has been proven in related papers.
- Channel consistency compensation test: Through baseline compensation method, it is possible to effectively eliminate the differences between channels.





*19* 

# Outline



Introduction	
Detector design	
APV25-based Readout electronics	
Front-end ASIC Prototype	
Summary	20

# **Requirements of Front-end ASIC**



> High integration

🛛 🚽 32 cha

32 channels (prototype)  $\rightarrow$  64 channels (final), and digital output.

Capability of high counting rate Address high counting rate challenge of ITK under high luminosity.

Parameters	Requirements
Channels per chip	64 channels (final version)
Maximum counting rate per channel	4 MHz
Charge measurement range	40 fC
Charge resolution	~1 fC (RMS)
Time resolution	<=10 ns (RMS)

# **Block diagram of ASIC**



- Charge Sensitive Amplifier (CSA) + Shaper for low-noise and high-gain amplification.
- Peak holder + Analog-to-Digital Converter (ADC) for charge measurement.
- Discriminator + Time-to-Digital Converter (TDC) for time measurement.



# **Test Setup**



Parameters	value
Channels per chip	32
Peaking time	40ns
Dynamic range	40fC
ADC resolution	6 bits
DAC resolution	8 bits
Threshold range	0~5fC



Test board



Test site

# **Test Results**

- High detection efficiency and low noise hit rate can be achieved for a 2.5 fC signal when the threshold is set in the range of 150 to 170.
- No pile-up between adjacent signals at 4 MHz counting rate.

Parameters	Requirements
Maximum counting rate per channel	4 MHz
Charge resolution	~1 fC (RMS)
Time resolution	<=10 ns (RMS)



Number of hits under different thresholds for various input charge @ 35 pF C<sub>in</sub> @ 75 ns charge collection time

Output waveforms for 4 MHz input signals @ 35 pF  $C_{in}$  @ 75 ns charge collection time



24

### **Test Results**

- GENT4 simulated waveforms are used as inputs.
- Test results show that both charge resolution and time resolution satisfy the design requirements.

Before time walk correction



Parameters	Requirements
Maximum counting rate per channel	4 MHz
Charge resolution	~1 fC (RMS)
Time resolution	<=10 ns (RMS)

# Next work Plan



- Use the APV25 readout electronics to finish the joint test with uGroove detector
- Finish stcf-ASIC board test compare to the APV25 board.

In the first stage, we only designed the intermediate version of the prototype, with only 32 channels. The purpose was

to understand the functionality and performance of the ASIC, especially in terms of power consumption.





Final Parameters	Requirements
Total ch	128
high	5cm
width	8cm

# Outline



Introduction

**Detector design & test** 

**APV25-based Readout electronics design & test** 

Front-end ASIC Prototype design & test

Summary



28

### **Summary**

- Completed the 1<sup>st</sup> C-μRGroove prototype production and testing with traditional Electronics plugins
- Deisgned the APV25-based readout electronics prototype and finished several tests
- Completed front-end ASIC prototyping and preliminary testing
- > Make the improvements mentioned above.

